This paper presents the architecture of a high performance level 2 cache capable of use with a large class of embedded RISC cpu cores. The cache has a number of novel features including advanced ...

Key areas of the Level 1 Award/Certificate/Diploma are covered in this textbook, whose authors are examiners as well as early years lecturers. Chapters look at sharing learning experiences with ...